| Name | Title | Contact Details |
|---|
Avalanche Technology, headquartered in Fremont, California, is the world leader in Spin Transfer Torque Magnetic RAM (STT-MRAM) non-volatile memory leveraging perpendicular magnetic tunnel junction (pMTJ) cell structure manufactured on 300mm standard CMOS process. Backed by more than 270+ granted patents around cell, circuit, and system design leveraging MRAM, our technology and products provide breakthrough speeds, unlimited endurance and non-volatility while reducing power and cost. With such attributes, our technology will serve and exceed our customers` objectives as a replacement for SRAM, eFlash, and ROM in embedded applications in addition to discrete SRAM, non-volatile SRAM, NOR and DRAM.
Intrapack Industries Inc is a Dallas, TX-based company in the Computers and Electronics sector.
A long career in IT followed. In 1996, he moved to Dow Corning, a parent company of HSC, where he held various roles in IT and Supply Chain and traveled the world as part of Dow Corning`s Global Automation Team. He left shortly after Dow bought out Dow Corning in 2016 and returned to HSC as its IT manager in 2017. He has been HSC`s director of IT since August 2018.
Quartics, Incorporation is a Irvine, CA-based company in the Computers and Electronics sector.
ArterisIP provides Network-on-Chip interconnect IP to SoC makers so they can reduce cycle time, increase margins, and easily add functionality. Unlike traditional solutions, Arteris’ plug-and-play technology is flexible and efficient, allowing designers to optimize for throughput, power, latency and floorplan. Using ArterisIP solves pain for our customers. Traditional bus and crossbar interconnect approaches create serious problems for architects, digital and physical designers, and integrators: Massive numbers of wires, increased heat and power consumption, failed timing closure, spaghetti-like routing congestion leading to increased die area, and difficulty making changes for derivatives. ArterisIP NoC IP reduces the number of wires down to one half, results in fewer gates, fewer and shorter wires, and a more compact chip floor plan. Having the option to configure each connection’s width, and each transaction’s dynamic priority assures meeting latency and bandwidth requirements. And with the Arteris IP configuration tool suite, design and verification can be done easily, in a matter of days or even hours. Arteris invented NoC technology, offering the first commercial solution in 2006, and is now the choice for many major semiconductor manufacturers including TI, NEC and others. Between tapeouts, production projects and benchmarks, ArterisIP has shipped in over 100 SoCs.